

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
24 January 2002 (24.01.2002)


PCT

(10) International Publication Number
WO 02/07480 A2

- (51) International Patent Classification⁷: H04R 25/00 (74) Agent: OLYNICK, Mary, O.; Beyer Weaver & Thomas, LLP, P.O. Box 778, Berkeley, CA 94704-0778 (US).
- (21) International Application Number: PCT/US01/21362
- (22) International Filing Date: 3 July 2001 (03.07.2001) (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 60/216,504 3 July 2000 (03.07.2000) US (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant (*for all designated States except US*): AUDIA TECHNOLOGY, INC. [US/US]; 21060 Homestead Road, Suite 200, Cupertino, CA 95014 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (*for US only*): HOU, Zezhang [US/US]; 852 Bette Avenue, Cupertino, CA 95014 (US).

[Continued on next page]

(54) Title: POWER MANAGEMENT FOR HEARING AID DEVICE



(57) Abstract: Improved approaches to reducing power consumption in hearing aids are disclosed. According to one aspect, hearing aids (namely, one or more components thereof) are able to be operated in different operational modes - at least one of which is a power saving mode. According to another aspect, intelligent switching between the operational modes is performed to reduce power consumption when appropriate.

WO 02/07480 A2

WO 02/07480 A2



Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

POWER MANAGEMENT FOR HEARING AID DEVICE

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to hearing aid devices and, more particularly, to power management for hearing aid devices.

2. Description of the Related Art

Hearing aids amplify sounds for hearing impaired users. Hearing aids
10 are small scale portable electronic devices that operate under battery power. Consequently, battery life is an important criteria for hearing aids.

Hearing aids have three major components that consume power: microphone(s), electronic integrated circuit (IC), and receiver. Typical hearing aid microphones drain about 20 μ A current or higher when having a built-in
15 amplifier. The most popular receiver is class-D amplifier receiver (see, e.g., U.S. Patent No. 4,592,087), which drains about 100 to 300 μ A, depending on brand and power output. Hearing aid manufactures typically buy microphones and receivers from companies who are more specialized in designing and manufacturing acoustical-electrical transducers. As a result,
20 hearing aid manufactures normally cannot control power consumption of the microphones and receivers. However, hearing aid manufacturers are able to reduce the power consumption of the electronic integrated circuit (IC), which varies greatly among the manufacturers.

Conventionally, power consumption of the electronic integrated circuit
25 has been achieved through designing the circuitry with architectures that consume less power, using the most advanced IC process technology (e.g., 0.13 microns currently), and/or simplifying sound processing algorithms. One example of the simplifying is to use a lower precision in the sound processing algorithm which estimates sound energy.

Unfortunately, even with these conventional power saving design choices, hearing aids still consume significant amounts of power and thus do not enjoy prolonged battery life. Thus, there is a need for improved approaches to reduce power consumption in hearing aids.

5

SUMMARY OF THE INVENTION

Broadly speaking, the invention relates to improved approaches to reducing power consumption in hearing aids. According to one aspect of the invention, hearing aids (namely, one or more components thereof) are able to
10 be operated in different operational modes – at least one of which is a power saving mode. According to another aspect of the invention, intelligent switching between the operational modes is performed to reduce power consumption when appropriate.

Other aspects and advantages of the invention will become apparent
15 from the following detailed description taken in conjunction with the accompanying drawings which illustrate, by way of example, the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

20 The invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

FIG. 1 is a flow diagram of power management processing according to one embodiment of the invention;

25 FIG. 2 is a block diagram of a power-managed hearing aid device according to one embodiment of the invention;

FIG. 3 indicates three modes of operation for signal processing circuitry of a power-managed hearing aid device according to one embodiment of the invention;

FIG. 5 is a block diagram of a mode controller according to one embodiment of the invention;

FIG. 6 is a block diagram of a mode controller according to another embodiment of the invention;

5 FIG. 7 is a block diagram of a mode controller according to still another embodiment of the invention;

FIG. 8 is a graphical representation of the mode control signal transitions as provided by the embodiments of the mode controller shown in FIGS. 6 and 7;

10 FIG. 9 is a block diagram of a maximum estimate unit according to one embodiment of the invention; and

FIG. 10 is a block diagram of a minimum estimate unit according to another embodiment of the invention.

15 **DETAILED DESCRIPTION OF THE INVENTION**

The invention relates to improved approaches to reducing power consumption in hearing aids. According to one aspect of the invention, hearing aids (namely, one or more components thereof) are able to be operated in different operational modes – at least one of which is a power saving mode. According to another aspect of the invention, intelligent
20 switching between the operational modes of a hearing aid is performed to reduce power consumption when appropriate. The invention thus enables a hearing aid to yield not only high quality sound output but also extended battery life.

25 Embodiments of the invention are discussed below with reference to FIGs. 1 - 10. However, those skilled in the art will readily appreciate that the detailed description given herein with respect to these figures is for explanatory purposes as the invention extends beyond these limited embodiments.

30 FIG. 1 is a flow diagram of power management processing 100 according to one embodiment of the invention. The power management

processing 100 operates to reduce power consumption for a hearing aid device. The reduction in power consumption is achieved by switching the hearing aid between a normal processing mode and a sleep mode. The sleep mode can also be referred to as a standby mode or reduced power mode. By placing the hearing aid device in the sleep mode at appropriate times, the power management processing 100 is able to significantly prolong battery life for the hearing aid device.

The hearing aid device can generally be represented by three major components which consume power. Those components are a microphone, electronic circuitry (e.g., integrated circuit) and a receiver. The power management processing 100 operates to manage power consumption by the electronic circuitry of the hearing aid device. Since the electronic circuitry component is the typically the most "power hungry" component of a hearing aid device, the ability to manage its power consumption is most beneficial.

The power management processing 100 receives 102 an incoming signal to the hearing aid device. The incoming signal is representative of the sound picked up by the microphone of the hearing aid device. Typically, the incoming signal is in a digital format or, if not, is converted thereto. Next, the sound level on the incoming signal is estimated 104. As discussed in different embodiments below, the sound level can be estimated in a variety of different ways. Then, a decision 106 determines whether the estimated sound level indicates presence of a "no-sound" condition. Here, the decision 106 evaluates whether the estimated sound level indicates that the hearing aid device is not picking up any significant environmental sound. When the decision 106 determines that the estimated sound level does not indicate presence of the "no-sound" condition, then the hearing aid device is set 108 to the normal mode. Alternatively, when the decision 106 determines that the estimated sound level does indicate presence of a "no-sound" condition, the hearing aid is set 110 to the sleep mode. Once the hearing aid device is set to the sleep mode, the electronic circuitry of the hearing aid device consumes substantially less power than it otherwise would if it remained in the normal mode. As a result, power consumption by the hearing aid device is reduced while in the sleep mode. Since hearing aid devices typically operate on

battery charge, the reduction in power consumption is beneficial because battery life is substantially improved. Following the operations 108 and 110, the power management processing 100 is complete and ends. However, it should be recognized that the power management processing 100 can be
5 performed continuously or periodically as desired.

FIG. 2 is a block diagram of a power-managed hearing aid device 200 according to one embodiment of the invention. The power-managed hearing aid device 200 includes a microphone 202 that produces an incoming signal based on environmental sound picked up by the microphone 202. The
10 incoming signal 204 is supplied to signal processing circuitry 206. The signal processing circuitry is, for example, embodied as an integrated circuit. The signal processing circuitry 206 performs various signal processing operations, namely, sound processing, and produces an output signal 208. Often, the sound processing utilized complicated sound processing algorithms to for
15 high precision results. The output signal 208 is directed to a speaker device (also referred to as receiver) 210 so as to provide amplified sound to the user of the power-managed hearing aid device 200. The signal processing circuitry 206 produces the output signal 208 in accordance with various parameters that are utilized to provide the output signal 208 with particular
20 characteristics such that the amplified sound produced by the speaker device 210 is beneficial in assisting the user in hearing the environmental sound.

The power-managed hearing aid device 200 further includes a mode control circuit 212. The mode control circuit 212 also receives the incoming signal 204 from the microphone 202. The mode control circuit 212 uses the
25 incoming signal 204 to decide which of a plurality of different modes the power-managed hearing aid 200 device should operate in. The mode control circuit 212 produces a mode control signal 214 that is supplied to the signal processing circuitry 206 to implement the power management. For example, when the signal processing circuitry 206 has a normal mode and a reduced
30 power mode, the mode control signal 214 can be used to cause the signal processing 206 to switch between these modes.

FIG. 3 indicates three modes of operation for signal processing circuitry of a power-managed hearing aid device according to one

embodiment of the invention. For example, these three modes of operation can be supported by the signal processing circuitry 206 of the power-managed hearing aid device 200. As shown in FIG. 3, a mode control signal (e.g., the mode control signal 214) can cause the signal processing circuitry (e.g., the signal processing circuitry 206) to operate in a normal mode, a sleep mode, and an off mode. While in the normal mode, the signal processing circuitry operates in its typical operational mode such that its circuitry is fully enabled and thus consumes substantial amounts of power. In the sleep mode, the signal processing circuitry is only partially activated such that its power consumption is substantially reduced as compared with the normal mode. Still further, when the signal processing circuitry is placed in the off mode (i.e., power down mode), the signal processing circuitry effectively consumes no power.

Further, as shown in FIG. 3, the transitions between different modes can be specified or controlled. As shown in FIG. 3, the signal processing circuitry can transition from the normal mode to the sleep mode when the environmental sound indicates the "no-sound" condition. Then, from the sleep condition, the signal processing circuitry can further transition to the off mode when the hearing aid device remains in the sleep mode for a predetermined duration of time. Also, the signal processing circuitry can transition from the sleep mode back to the normal mode when the environmental sound no longer indicates the presence of the "no-sound" condition. The signal processing circuitry can likewise transition from the off mode to the normal mode upon detection of environmental sound. These various transitions can all be performed automatically under the control of a mode control circuit (e.g., the mode control circuit 212). The hearing aid device can also include a manual means for transitioning between the various modes.

The mode control circuit preferably controls the switching between the various modes such that the user of the hearing aid device is not significantly impacted by such mode switching for power reduction. More particularly, the switching between normal mode and sleep mode can be performed in a graceful manner so that the user of the hearing aid device neither hears a

noticeable glitch upon entering the sleep mode (going to sleep) nor misses a portion of useful sound when returning to the normal mode from the sleep mode (waking up).

FIG. 4 is a block diagram of a mode control circuit 400 according to one embodiment of the invention. The mode control circuit 400 is, for example, suitable for use as the mode control circuit 212 illustrated in FIG. 2. The mode control circuit 400 includes a maximum estimate unit 402 that produces a maximum estimate for the incoming signal 204. The mode control circuit 400 also includes a minimum estimate unit 406 that obtains a minimum estimate signal 408 for the incoming signal 204. Still further, the mode control circuit 400 includes a mode controller 410. The mode controller 410 receives the maximum estimate signal 404 from the maximum estimate unit 402 and receives the minimum estimate signal 408 from the minimum estimate unit 406. The mode controller 410 produces the mode control signal 214 using the maximum estimate signal 404 and the minimum estimate signal 408. In other words, the mode control signal 214 that is produced by the mode controller 410 causes the operational mode of the hearing aid device to be controlled in accordance with one or both of the maximum estimate signal 404 and the minimum estimate signal 408.

In producing the mode control signal 214, the mode controller 410 can operate in a variety of different ways using one or both of the maximum estimate signal 404 and the minimum estimate signal 408. FIGs. 5-7 provide different embodiments suitable for use as the mode controller 410. Preferably, the switching between modes, as controlled by the mode control signal, is done in a graceful manner, such that substantial glitches do not occur upon transitioning from the normal mode to the sleep mode and that portions of useful sound are not dropped when transitioning from the sleep mode to the normal mode.

FIG. 5 is a block diagram of a mode controller 500 according to one embodiment of the invention. The mode controller 500 is, for example, suitable for use as the mode controller 410 illustrated in FIG. 4. The mode controller 500 includes a subtract circuit 502 that receives the maximum estimate signal 404 and the minimum estimate signal 408. The subtract

circuit 502 produces a difference signal that represents a measure of the modulation of the microphone 202 response to the environmental sound. The difference signal produced by the subtract circuit 502 is then compared against a minimum modulation level 506 by a subtract circuit 504. The
5 minimum modulation level 506 represents a predetermined constant. For example, the minimum modulation level 506 can be manufacturer set or user/distributor-configurable. In one example, the minimum modulation level can be set at 0.3. The difference signal produced by the subtract circuit 504 controls a switch 508. When the difference signal indicates that the
10 modulation level determined by the subtract circuit 502 is less than the minimum modulation level 506, the switch 508 is controlled to select a sleep mode control signal 512 so that the mode control signal requests that the signal processing circuitry (e.g., the signal processing circuitry 206) be placed in the sleep mode. On the other hand, when the modulation level is
15 determined to be greater than or equal to the minimum modulation level 506, the switch 508 is controlled to select a normal mode control signal 510 such that the mode control signal requests the signal processing circuitry to enter the normal mode.

FIG. 6 is a block diagram of a mode controller 600 according to
20 another embodiment of the invention. The mode controller 600 is, for example, suitable for use as the mode controller 410 illustrated in FIG. 4. However, it should be recognized that the maximum estimate unit 402 is not needed by the mode controller 410 when the mode controller 600 implements the mode controller 410. The mode controller 600 includes a subtract circuit
25 602 and a switch 604. The switch 604 outputs either a first minimum signal level 606 or a second minimum signal level 608 depending upon a delayed mode control signal. The minimum signal level selected by the switch 604 is then compared against the minimum estimate signal 408 to produce a difference signal. The difference signal is supplied to a switch 610. When
30 the difference signal indicates that the minimum estimate signal 408 is less than the selected minimum signal level, then the switch 610 outputs a sleep mode control signal 614 as the mode control signal 214. Alternatively, when the minimum estimate signal 408 exceeds the selected minimum signal level,

the switch 610 outputs a normal mode control signal 612 as the mode control signal 214. Further, the mode control signal 214 is fed back to a sample delay circuit 614 that delays the mode control signal by a sample delay and supplies the delayed mode control signal (e.g., previous mode control signal) to the switch 604 to select the first minimum signal level 606 or the second minimum signal level 608. When the delayed mode control signal indicates the normal mode, then the first minimum signal level 606 is selected by the switch 604. On the other hand, when the delayed mode control signal pertains to the sleep mode, then the switch 604 selects the second minimum signal level 608. The first minimum signal level 606 and the second minimum signal level 608 are predetermined constants, with the second minimum signal level 608 being greater than the first minimum signal level 606. For example, the first and second minimum signal level 606 and 608 can be manufacturer set or user/distributor-configurable. This processing scheme of the mode controller 600 makes the mode control signal to have a hysteresis characteristic.

FIG. 7 is a block diagram of a mode controller 700 according to still another embodiment of the invention. The mode controller 700 is, for example, suitable for use as the mode controller 410 illustrated in FIG. 4. More particularly, the mode controller 700 illustrated in FIG. 7 is a more robust embodiment as it includes the benefits of both embodiments of the mode controller shown in FIGs. 5 and 6.

The mode controller 700 includes a subtract circuit 702 that receives the maximum estimate signal 404 and the minimum estimate signal 408. The subtract circuit 702 produces a difference signal that represents a measure of the modulation of the microphone 202 response to the environmental sound. The difference signal produced by the subtract circuit 702 is then compared against a minimum modulation level 706 by a subtract circuit 704. The minimum modulation level 706 represents a predetermined constant. For example, the minimum modulation level 706 can be manufacturer set or user/distributor-configurable. The difference signal produced by the subtract circuit 704 controls a switch 708. When the difference signal indicates that the modulation level determined by the subtract circuit 702 is less than the

minimum modulation level 706, the switch 708 is controlled to select a sleep mode control signal 712 so that the mode control signal requests that the signal processing circuitry (e.g., the signal processing circuitry 206) be placed in the sleep mode. On the other hand, when the modulation level is
5 determined to be greater than or equal to the minimum modulation level 706, the switch 708 is controlled to select a normal mode control signal 710 such that the mode control signal requests the signal processing circuitry to enter the normal mode.

The mode controller 700 further includes a subtract circuit 714 and a
10 switch 716. The switch 716 outputs either a first minimum signal level 718 or a second minimum signal level 720 depending upon a delayed mode control signal. The minimum signal level selected by the switch 716 is then compared against the minimum estimate signal 408 to produce a difference signal. The difference signal is supplied to a switch 722. When the
15 difference signal from the subtract circuit 714 indicates that the minimum estimate signal 408 is less than the selected minimum signal level, then the switch 722 outputs, as the mode control signal 214, one of the normal mode control signal 710 and the sleep mode control signal as selected by the switch 708 in accordance with modulation levels. Alternatively, when the difference
20 signal from the subtract circuit 714 indicates the minimum estimate signal 408 exceeds the selected minimum signal level, the switch 722 outputs the normal mode control signal 710 as the mode control signal 214. Further, the mode control signal 214 is fed back to a sample delay circuit 724 that delays the mode control signal by a sample delay and supplies the delayed mode control
25 signal (e.g., previous mode control signal) to the switch 716 to select the first minimum signal level 718 or the second minimum signal level 720. When the delayed mode control signal indicates the normal mode, then the first minimum signal level 718 is selected by the switch 716. On the other hand, when the delayed mode control signal pertains to the sleep mode, then the
30 switch 716 selects the second minimum signal level 720. The first minimum signal level 718 and the second minimum signal level 720 are predetermined constants, with the second minimum signal level 720 being greater than the first minimum signal level 718. For example, the first and second minimum

signal level 718 and 720 can be manufacturer set or user/distributor-configurable.

FIG. 8 is a graphical representation of the mode control signal transitions as provided by the embodiments of the mode controller shown in FIGS. 6 and 7. As shown in FIG. 8, transitions between normal mode and sleep (standby) mode are performed using two different minimum input levels for the incoming sound signal. For example, transition from the sleep mode to the normal mode uses the larger minimum level, whereas transition from the normal mode to the sleep mode uses the smaller minimum level. These different minimum levels thus provide hysteresis in the mode switching. The hysteresis yields smooth transitions between the modes

FIG. 9 is a block diagram of a maximum estimate unit 900 according to one embodiment of the invention. The maximum estimate unit 900 is, for example, suitable for use as the maximum estimate unit 402 discussed above with respect to FIG. 4. The maximum estimate unit 900 receives an input signal (e.g., electronic sound signal) that is to have its minimum estimated. The input signal is supplied to an absolute value circuit 902 that determines the absolute value of the input signal. An add circuit 904 adds the absolute value of the input signal together with an offset amount 906 and thus produces an offset absolute value signal. The addition of the offset amount, which is typically a small positive value, such as 0.000000000001, is used to avoid overflow in division or logarithm calculations performed in subsequent circuitry. The offset absolute value signal from the add circuit 904 is first converted to a logarithm value by a logarithm circuit 907 and then supplied to a subtract circuit 1008. The subtract circuit 908 subtracts a previous output 910 from the offset absolute value signal to produce a difference signal 912. The difference signal 912 is supplied to a switch circuit 914 and a multiply circuit 916. The multiply circuit 916 multiplies the difference signal 912 by a first constant (α). The switch circuit 914 selects one of a second constant ($-\beta$) or the output of the multiply circuit 916 based on the difference signal 912. The output of the switch circuit 914 represents an adjustment amount. The adjustment amount is supplied to an add circuit 918. The add circuit 918 adds the adjustment amount to the previous output 910 to produce a

maximum estimate for the input signal. A sample delay circuit 920 delays the maximum estimate by a delay ($1/z$) to yield the previous output 910 (where $1/z$ represents a delay operation). For example, in one implementation, alpha can be 0.05 and $-\beta$ can be -0.001 .

5 FIG. 10 is a block diagram of a minimum estimate unit 1000 according to one embodiment of the invention. The minimum estimate unit 1000 is, for example, suitable for use as the minimum estimate unit 406 discussed above with respect to FIG. 4. The minimum estimate unit 1000 receives an input signal (e.g., electronic sound signal) that is to have its minimum estimated.

10 The input signal is supplied to an absolute value circuit 1002 that determines the absolute value of the input signal. An add circuit 1004 adds the absolute value of the input signal together with an offset amount 1006 and thus produces an offset absolute value signal. The addition of the offset amount, which is typically a small positive value, such as 0.000000000001, is used to

15 avoid overflow in division or logarithm calculations performed in subsequent circuitry. The offset absolute value signal from the add circuit 1004 is first converted to a logarithm value by a logarithm circuit 1007 and then supplied to a subtract circuit 1008. The subtract circuit 1008 subtracts a previous output 1010 from the offset absolute value signal to produce a difference

20 signal 1012. The difference signal 1012 is supplied to a switch circuit 1014 and a multiply circuit 1016. The multiply circuit 1016 multiplies the difference signal 1012 by a first constant (alpha). The switch circuit 1014 selects one of a second constant (beta) or the output of the multiply circuit 1016 based on the difference signal 1012. The output of the switch circuit 1014 represents

25 an adjustment amount. The adjustment amount is supplied to an add circuit 1018. The add circuit 1018 adds the adjustment amount to the previous output 1010 to produce a maximum estimate for the input signal. A sample delay circuit 1020 delays the minimum estimate by a delay ($1/z$) to yield the previous output 1010 (where $1/z$ represents a delay operation). For example,

30 in one implementation, alpha can be 0.05 and beta can be 0.001.

The invention is preferably implemented in hardware, but can be implemented in software or a combination of hardware and software. The invention can also be embodied as computer readable code on a computer

readable medium. The computer readable medium is any data storage device that can store data which can be thereafter be read by a computer system. Examples of the computer readable medium include read-only memory, random-access memory, CD-ROMs, magnetic tape, optical data storage devices, carrier waves. The computer readable medium can also be distributed over a network coupled computer systems so that the computer readable code is stored and executed in a distributed fashion.

The advantages of the invention are numerous. Different embodiments or implementations may yield one or more of the following advantages. One advantage of the invention is that power consumption for hearing aids is able to be managed to prolong battery life. Another advantage of the invention is that transitions between normal and power saving modes can be done in a manner that is perceptively smooth to the user.

The many features and advantages of the present invention are apparent from the written description and, thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.

What is claimed is:

CLAIMS

1. A method for managing power consumption of a hearing aid device,
5 said method comprising:

 obtaining a sound identification for a sound signal picked-up by the
hearing aid device;

 determining whether sound to be processed is present based on the
sound identification for the sound signal; and
10 placing the hearing aid device in a reduced power mode when the said
determining determines that no significant sound to be processed is present.
2. A method as recited in claim 1, wherein the reduced power mode is a
sleep mode.
- 15 3. A method as recited in claims 1 or 2, wherein said method further
comprises:

 returning the hearing aid device to a normal power mode when said
determining determines that significant sound to be processed is present.
- 20 4. A method as recited in claims 1, 2 or 3, wherein said obtaining
comprises:

 estimating a minimum level for the sound signal; and

 obtaining the sound identification for the sound signal based on the
25 minimum level for the sound signal.
5. A method as recited in claims 1, 2 or 3, wherein said obtaining
comprises:

- estimating a minimum level for the sound signal;
selecting one of a plurality of reference minimum signal levels;
comparing the minimum level with the selected reference minimum
signal level to produce a comparison signal; and
5 obtaining the sound identification for the sound signal based on the
difference signal and the comparison signal.
6. A method as recited in claims 1, 2 or 3, wherein said obtaining
comprises:
10 estimating a maximum level for the sound signal;
estimating a minimum level for the sound signal; and
obtaining the sound identification for the sound signal based on the
maximum level and the minimum level for the sound signal.
- 15 7. A method as recited in claims 1, 2 or 3, wherein said obtaining
comprises:
estimating a maximum level for the sound signal;
estimating a minimum level for the sound signal;
determining a difference signal between the maximum level and the
20 minimum level; and
obtaining the sound identification for the sound signal based on the
difference signal.
8. A method as recited in claims 1, 2 or 3, wherein said obtaining
25 comprises:
estimating a maximum level for the sound signal;
estimating a minimum level for the sound signal;

determining a difference signal between the maximum level and the minimum level;

comparing the minimum level with a predetermined minimum signal level to produce a comparison signal; and

5 obtaining the sound identification for the sound signal based on the difference signal and the comparison signal.

9. A method as recited in claims 1, 2 or 3, wherein said obtaining comprises:

10 estimating a maximum level for the sound signal;

estimating a minimum level for the sound signal;

determining a difference signal between the maximum level and the minimum level;

selecting one of a plurality of reference minimum signal levels;

15 comparing the minimum level with the selected reference minimum signal level to produce a comparison signal; and

obtaining the sound identification for the sound signal based on the difference signal and the comparison signal.

20 10. A method as recited in claim 9,

wherein said determining of whether sound to be processed is present produces a mode control signal, and

wherein said selecting of one of the plurality of reference minimum signal levels is performed using a previous mode control signal.

25

11. A method for managing power consumption of a hearing aid device, said method comprising:

monitoring at least one signal characteristic for a sound signal picked-up by the hearing aid device; and

switching between a normal power mode and a reduced power mode for the hearing aid device in accordance with the at least one signal characteristic for the sound signal.

5 12. A method as recited in claim 11, wherein said switching is performed with hysteresis.

13. A method as recited in claims 11 or 12, wherein said switching is based on at least one of a modulation measurement and a minimum signal
10 level for the sound signal picked-up by the hearing aid device.

14. A method as recited in claims 11 or 12, wherein said switching is based on a modulation measurement and a minimum signal level for the sound signal picked-up by the hearing aid device.

15

15. A hearing aid device, comprising:

a microphone for picking up a sound signal;

signal processing circuitry operatively connected to said microphone, said signal processing circuitry operating to process the sound signal to
20 produce a modified sound signal, said signal processing circuitry operating in a normal mode and a reduced power mode;

a mode control circuit operatively connected to said signal processing circuitry, said mode control circuit controlling whether said signal processing circuitry operates in the normal mode or the reduced power mode; and

25 an output device that produces an output sound in accordance with the modified sound signal.

16. A hearing aid device as recited in claim 15, wherein said mode control circuit controls switching between the normal mode and the reduced power


mode for said signal processing circuitry based on at least one signal characteristic of the sound signal.

17. A hearing aid device as recited in claim 15, wherein said mode control
5 circuit controls switching between the normal mode and the reduced power mode for said signal processing circuitry based on at least one of a modulation measurement and a minimum signal level for the sound signal.


18. A hearing aid device as recited in claims 15, 16 or 17, wherein said
10 mode control circuit controls switching between the normal mode and the reduced power mode such that such switching is performed with hysteresis.

15

1/10

**FIG. 1**

2/10

**FIG. 2**

3/10





FIG. 3

4/10

**FIG. 4**




FIG. 5

6/10




FIG. 6





FIG. 7

8/10

**FIG. 8**

9/10




FIG. 9

10/10




FIG. 10